Location
Mumbai, Maharashtra, India
Posted
July 02, 2026
Job Description
Hiring: RTL Design Engineer – PCIe / CXL (5+ Years Experience)
Location:
Bangalore, India
Experience:
5+ Years
Job Description
We are looking for an experienced
RTL Design Engineer
with strong expertise in
PCIe and/or CXL protocol-based IP design . The ideal candidate will have hands-on experience in ASIC/SoC development, microarchitecture, RTL coding, and integration of high-speed interfaces.
Key Responsibilities
Design and develop RTL for PCIe and/or CXL-based IPs and subsystems.
Create microarchitecture specifications from system requirements.
Develop high-quality RTL using Verilog/SystemVerilog.
Perform block-level design, integration, and debugging.
Collaborate with verification, architecture, DFT, and physical design teams.
Support synthesis, lint, CDC, and timing closure activities.
Participate in design reviews and technical discussions.
Required Skills
5+ years of experienc...
Location:
Bangalore, India
Experience:
5+ Years
Job Description
We are looking for an experienced
RTL Design Engineer
with strong expertise in
PCIe and/or CXL protocol-based IP design . The ideal candidate will have hands-on experience in ASIC/SoC development, microarchitecture, RTL coding, and integration of high-speed interfaces.
Key Responsibilities
Design and develop RTL for PCIe and/or CXL-based IPs and subsystems.
Create microarchitecture specifications from system requirements.
Develop high-quality RTL using Verilog/SystemVerilog.
Perform block-level design, integration, and debugging.
Collaborate with verification, architecture, DFT, and physical design teams.
Support synthesis, lint, CDC, and timing closure activities.
Participate in design reviews and technical discussions.
Required Skills
5+ years of experienc...