Senior Memory IP Architect & Validation Engineer
Allegro MicroSystems
Full-time
Ingeniería y tecnología
Location
buenos aires, ciudad autónoma de buenos aires, Argentina
Posted
June 19, 2026
Job Description
Allegro MicroSystems in Buenos Aires is seeking a Senior IP Engineer to play a vital role in the Design Enablement team. Candidates should have a Bachelor of Science in Electrical Engineering (BSEE) and at least 2 years of industry experience in memory design and circuit verification.
In this position, you will be responsible for designing semiconductor device layouts and ensuring manufacturing requirements are met. Join us and make an impact on technology with our innovative team.
#J-18808-Ljbffr