Location
bayan lepas, penang, Malaysia
Posted
June 01, 2026
Job Description
Altera is looking for an experienced FPGA Verification Engineer in Bayan Lepas, Malaysia. The role involves performing functional logic verification, developing verification plans, and collaborating with architects and developers.
Candidates should hold a BS, MS, or PhD in Electrical or Computer Engineering and have at least 3 years of relevant experience, particularly in pre-silicon validation. Knowledge of OVM/UVM and System Verilog is essential.
#J-18808-Ljbffr